The conventional three-phase split-output inverter (SOI) has been used for grid-connected applications because it does not require dead time and has no shoot-through problems. Recently, the conventional inverter uses the silicon carbide (SiC) schottky diodes for the freewheeling diodes because of its no reverse-recovery problem. Nevertheless, in a practical design, the SiC schottky diodes suffer from current overshoots and voltage oscillations. These overshoots and oscillations result in switching-power losses, decreasing the power efficiency of the inverter. To alleviate this drawback, we present a three-phase SOI using magnetically coupled inductor switching technique. The magnetically coupled inductor switching technique uses one auxiliary diode and coupled inductor for each switching leg in the three-phase SOI. By the operation of the coupled inductor, the main diode current is shifted to the auxiliary diode without the reverse-recovery process. The proposed inverter reduces switching-power losses by alleviating current overshoots and voltage oscillations of SiC schottky diodes. It achieves higher power efficiency than the conventional inverter. We discuss experimental results for a 1.0 kW prototype inverter to verify the performance of the proposed inverter. parasitic resistance, stray inductance, and diode parasitic capacitance [12] . These current overshoots and voltage oscillations cause switching-power losses for the switch and diode, which reduce the power efficiency of the system. Electronics 2019, 8, x FOR PEER REVIEW 2 of 21 schottky diodes exhibited current overshoots and voltage oscillations due to the resonant RLC circuit formed between the diode parasitic resistance, stray inductance, and diode parasitic capacitance [12].
Introduction
The standard three-phase voltage source inverter (VSI) has been widely used for grid-connected applications [1] [2] [3] . It has two power switches in same switching-leg that present a shoot-through problem. A dead-time is essentially required for two power switches in same switching-leg to prevent the shoot-through switching state. Dead-time distorts the output waveforms and reduces the pulse-width modulation (PWM) [4] . Even with the dead-time compensation, a shoot-through switching state is the problem of VSI, which reduces the system's reliability [5] . Figure 1 shows the circuit diagram of the conventional three-phase split-output inverter (SOI) [6, 7] . It can operate without the above-mentioned shoot-through problem to decouple two series-connected power switches by splitting the inverter switching leg. Recently, SOIs have adopted wide bandgap devices such as silicon carbide (SiC) metal-oxide semiconductor field-effect transistors (MOSFETs) for S 1~S6 and SiC schottky diodes for D 1~D6 due to their higher electric-breakdown filed strength, and higher thermal conductivity [6] . The material properties of SiC have made the SiC device the focal point of high temperature, high frequency, and power efficiency [8] . The SiC devices can achieve higher power density, and system efficiency compared with Si devices [9, 10] . Especially, the SiC schottky diodes have been used for the freewheeling diodes of the conventional inverter because they do not have reverse-recovery problem [11] . However, in a practical design, the SiC schottky diodes exhibited current overshoots and voltage oscillations due to the resonant RLC circuit formed between the diode To minimize the switching-power losses, additional snubber circuits are required, as described in [13] [14] [15] [16] . They can be classified into two cases-passive snubber circuits [13, 14] and active snubber circuits [15, 16] . The RC snubber circuit presented in [13] dissipates the switching-power losses, reducing the power efficiency of the inverter. The passive lossless snubber circuit presented in [14] employs an LC snubber circuit for each switching device to achieve zero-current turn on and zerovoltage turn off. However, the passive lossless snubber circuit requires many passive components and increases system complexity and cost. The snubber circuit in [15] uses a capacitor to store the energy due to switching losses. This solution is attractive because of its simple circuit structure and reduced component count. However, when an inductor is utilized to limit di/dt, it is inevitable to have an overcurrent through the snubber diodes because of the commutations of the other switching legs. The active-clamping technique has been applied in [16] . Conduction and switching losses are reduced because of the active snubber circuit that provides zero-voltage switching conditions for all switches. However, the voltage stress of power devices is increased higher than the dc-link voltage. Passive snubber circuit and active snubber circuit approaches require many switching devices to reduce switching-power losses. It causes a high cost and complicates the layout design of the inverter. The proposed inverter is compared with the recently presented approaches as well as the conventional approaches. RCD snubber can be classified as the switch-side snubber and the bus-side snubber [17] . The RCD snubber presented in [17] is used because of its simple topology, high reliability, and low cost. However, the series resistor in the snubber circuit makes contributes to energy loss, similar to the reference [13] . The three-phase quasi-Z-source inverter (qZSI) presented in [18] is used due to effectively reduced number of switch commutations, resulting in reduced switching-power losses. However, modulation methods of the qZSI are more complicated than the standard VSI. The zerovoltage switching (ZVS) three-phase four-wire inverter presented in [19, 20] can achieve the zerovoltage switching operation of all switches, including the main switches and the auxiliary switch. However, the voltage stress of power devices is higher than the input dc voltage, similar to the reference [16] .
To solve the above-mentioned shortcomings, we present a three-phase SOI using magnetically coupled inductor switching technique. Figure 2 shows the circuit diagram of the proposed inverter. In the proposed inverter, for each switching leg, by using only one auxiliary diode and adding one coupled winding to the inductor, the current through the original diode can be steered to an auxiliary diode and can be reduced to zero before the power switch is turns on. The leakage inductors in the coupled inductor are used for di/dt control. The proposed inverter mitigates current overshoots and To minimize the switching-power losses, additional snubber circuits are required, as described in [13] [14] [15] [16] . They can be classified into two cases-passive snubber circuits [13, 14] and active snubber circuits [15, 16] . The RC snubber circuit presented in [13] dissipates the switching-power losses, reducing the power efficiency of the inverter. The passive lossless snubber circuit presented in [14] employs an LC snubber circuit for each switching device to achieve zero-current turn on and zero-voltage turn off. However, the passive lossless snubber circuit requires many passive components and increases system complexity and cost. The snubber circuit in [15] uses a capacitor to store the energy due to switching losses. This solution is attractive because of its simple circuit structure and reduced component count. However, when an inductor is utilized to limit di/dt, it is inevitable to have an overcurrent through the snubber diodes because of the commutations of the other switching legs. The active-clamping technique has been applied in [16] . Conduction and switching losses are reduced because of the active snubber circuit that provides zero-voltage switching conditions for all switches. However, the voltage stress of power devices is increased higher than the dc-link voltage. Passive snubber circuit and active snubber circuit approaches require many switching devices to reduce switching-power losses. It causes a high cost and complicates the layout design of the inverter. The proposed inverter is compared with the recently presented approaches as well as the conventional approaches. RCD snubber can be classified as the switch-side snubber and the bus-side snubber [17] . The RCD snubber presented in [17] is used because of its simple topology, high reliability, and low cost. However, the series resistor in the snubber circuit makes contributes to energy loss, similar to the reference [13] . The three-phase quasi-Z-source inverter (qZSI) presented in [18] is used due to effectively reduced number of switch commutations, resulting in reduced switching-power losses. However, modulation methods of the qZSI are more complicated than the standard VSI. The zero-voltage switching (ZVS) three-phase four-wire inverter presented in [19, 20] can achieve the zero-voltage switching operation of all switches, including the main switches and the auxiliary switch. However, the voltage stress of power devices is higher than the input dc voltage, similar to the reference [16] .
To solve the above-mentioned shortcomings, we present a three-phase SOI using magnetically coupled inductor switching technique. Figure 2 shows the circuit diagram of the proposed inverter. In the proposed inverter, for each switching leg, by using only one auxiliary diode and adding one coupled winding to the inductor, the current through the original diode can be steered to an auxiliary diode and can be reduced to zero before the power switch is turns on. The leakage inductors in the coupled inductor are used for di/dt control. The proposed inverter mitigates current overshoots and voltage oscillations of SiC schottky diodes, reducing switching-power losses. It achieves higher power efficiency than does the conventional inverter. Also, the advantages of the proposed inverter are compared with not only conventional inverter but also other approaches [13] [14] [15] [16] . The proposed inverter is better than others in respect of the number of components, switching-power loss, and efficiency. Section 2 describes the configuration, operation, control, and modulation of the proposed inverter. Section 3 discusses the simulation results, experimental results, and power-loss analysis for a 1.0 kW prototype inverter. Finally, the conclusion is presented in Section 4. voltage oscillations of SiC schottky diodes, reducing switching-power losses. It achieves higher power efficiency than does the conventional inverter. Also, the advantages of the proposed inverter are compared with not only conventional inverter but also other approaches [13] [14] [15] [16] . The proposed inverter is better than others in respect of the number of components, switching-power loss, and efficiency. Section 2 describes the configuration, operation, control, and modulation of the proposed inverter. Section 3 discusses the simulation results, experimental results, and power-loss analysis for a 1.0 kW prototype inverter. Finally, the conclusion is presented in Section 4. Figure 2 shows the circuit diagram of the proposed inverter. The proposed inverter consists of SiC MOSFETs (S1 ~ S6), SiC schottky diodes (D1 ~ D6), auxiliary SiC schottky diodes (Da1 ~ Da6), and coupled inductors (L1 ~ L6). The main and auxiliary windings of each coupled inductor are connected together. They are also connected to the mid-junction of each switching leg. Vdc is the dc-link voltage. N is the negative dc-link voltage. ea, eb, and ec are the phase voltage. o is the neutral point of the threephase voltage. Dead-time is not necessary because when S1 operates, S4 is always turned off and vice versa. The output waveforms are more sinusoidal, and the energy is transferred more perfectly without the dead-time compensation. Assumed that the switching frequency is much higher than the grid frequency, the three-phase switching legs can be considered as three-phase voltage-controlled voltage-sources. Its equivalent switching-cycle average model can be derived, as shown in Figure 3a . In Figure 3a , Da, Db, and Dc are the duty ratio for switches S1, S3, and S5, respectively. ia, ib, and ic are the phase current, respectively. Figure 3b shows the circuit diagram for A-phase, which shows the reference directions of currents and voltages. The circuit diagram in Figure 3b can be applies to the B-phase and C-phase equivalently. The coupled inductors are modeled as a combination of the magnetizing inductors (Lm1 ~ Lm6), auxiliary winding inductors (La1 ~ La6), and leakage inductors (Lk1 ~ Lk6). The auxiliary winding has a slightly larger number of turns than does the main winding. The leakage inductors are considered to be at the auxiliary winding of the coupled inductor. They are also connected to the mid-junction of each switching leg. V dc is the dc-link voltage. N is the negative dc-link voltage. e a , e b , and e c are the phase voltage. o is the neutral point of the three-phase voltage. Dead-time is not necessary because when S 1 operates, S 4 is always turned off and vice versa. The output waveforms are more sinusoidal, and the energy is transferred more perfectly without the dead-time compensation. Assumed that the switching frequency is much higher than the grid frequency, the three-phase switching legs can be considered as three-phase voltage-controlled voltage-sources. Its equivalent switching-cycle average model can be derived, as shown in Figure 3a . In Figure 3a , D a , D b , and D c are the duty ratio for switches S 1 , S 3 , and S 5 , respectively. i a , i b , and i c are the phase current, respectively. Figure 3b shows the circuit diagram for A-phase, which shows the reference directions of currents and voltages. The circuit diagram in Figure 3b can be applies to the B-phase and C-phase equivalently. The coupled inductors are modeled as a combination of the magnetizing inductors (L m1~Lm6 ), auxiliary winding inductors (L a1~La6 ), and leakage inductors (L k1~Lk6 ). The auxiliary winding has a slightly larger number of turns than does the main winding. The leakage inductors are considered to be at the auxiliary winding of the coupled inductor. Figure 4 shows switching-circuit diagrams of the proposed inverter during one switching period Ts for the positive cycle of the phase voltage ea. The operations of switching devices are determined by the phase current. Take A-phase, for example; when ia is positive, S1, D4, and Da4 are the operating devices, and when ia is negative, S4, D1, and Da1 are the operating devices. Figure 5 shows the steadystate operation waveforms during Ts for the positive cycle of the phase voltage ea. Stage I, Stage II, and Stage III in Figure 4 represent the current paths when ia is positive. Figure 5 shows the corresponding steady-state operation waveforms when ia is positive. Figure 4 shows switching-circuit diagrams of the proposed inverter during one switching period T s for the positive cycle of the phase voltage e a . The operations of switching devices are determined by the phase current. Take A-phase, for example; when i a is positive, S 1 , D 4 , and D a4 are the operating devices, and when i a is negative, S 4 , D 1 , and D a1 are the operating devices. Figure 5 shows the steady-state operation waveforms during T s for the positive cycle of the phase voltage e a . Stage I, Stage II, and Stage III in Figure 4 represent the current paths when i a is positive. Figure 5 shows the corresponding steady-state operation waveforms when i a is positive. Figure 4 shows switching-circuit diagrams of the proposed inverter during one switching period Ts for the positive cycle of the phase voltage ea. The operations of switching devices are determined by the phase current. Take A-phase, for example; when ia is positive, S1, D4, and Da4 are the operating devices, and when ia is negative, S4, D1, and Da1 are the operating devices. Figure 5 shows the steadystate operation waveforms during Ts for the positive cycle of the phase voltage ea. Stage I, Stage II, and Stage III in Figure 4 represent the current paths when ia is positive. Figure 5 shows the corresponding steady-state operation waveforms when ia is positive.
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Steady-State Operation
(a) In Stage I, the switch S 1 is turned on and the diodes D 4 and D a4 are turned off. When S 1 is turned on, the energy of the magnetizing inductor L m1 is linearly charged by the dc-link voltage V dc . Since diodes D 4 and D a4 are reverse-biased, L 1 operates like a simple inductor even though it is a coupled inductor. The phase current i a flows through V dc , S 1 , L m1 , and e a . In this Stage I, the auxiliary winding of the coupled inductor L 1 does not work.
In Stage II, the switch S 1 is turned off and the diodes D 4 and D a4 are turned on. Because S 1 is turned off, the energy stored in the magnetizing inductor L m1 is released to the output side through the main diode D 4 and auxiliary diode D a4 . In this Stage II, both main and auxiliary windings of the coupled inductor L 1 work. When S 1 is turned off, the main diode D 4 is immediately turned on by the inductor current freewheeling. By the auxiliary winding of the coupled inductor L 1 , the voltage across the auxiliary winding is produced in an ideal turns ratio relationship. Then, auxiliary diode D a4 is turned on. The phase current i a flows through L m1 , e a , and D 4 . Simultaneously, i a flows through L a1 , e a , D a4 , and L k1 . Because the auxiliary winding of the coupled inductor L 1 has a slightly larger number of turns than does the main winding, a positive voltage is applied to the leakage inductor L k1 . The current of the main diode D 4 keeps decreasing to zero current and the current through L k1 increases linearly. The current-shifting process from the main diode D 4 to the auxiliary diode D a4 begins.
In Stage III, the main diode D 4 is turned off and auxiliary diode D a4 is still turned on. If the leakage inductor L k1 is provided with sufficient charge voltage and time, the phase current i a is completely shifted to the new branch through diode D a4 . Since switch S 1 is still turned off and current of the main diode D 4 is zero, L 1 operates like a simple inductor even though it is a coupled inductor, and no current flows through L m1 . By the operation of coupled inductor, the main diode current is shifted to the auxiliary diode without the reverse-recovery process. The auxiliary diode current i Da4 decreases linearly. This switching state ends when S 1 is turned on again.
The steady-state operation for the negative cycle of the phase voltage e a is not descried here, because it can be explained similarly to the steady-state operation of the positive cycle of the phase voltage e a .
Since the phase currents flow simultaneously, the steady-state operation principle applies to the B-phase and C-phase. For the B-phase, when i b is positive, S 3 , D 6 , and D a6 are the operating devices, and when i b is negative, S 6 , D 3 , and D a3 are the operating devices. For the C-phase, when i c is positive, S 5 , D 2 , and D a2 are the operating devices, and when i c is negative, S 2 , D 5 , and D a5 are the operating devices. For each switching leg, by using only one auxiliary diode and adding one coupled winding to the inductor, the current through the original diode can be steered to an auxiliary diode and can be reduced to zero before the switch turns on. The leakage inductor of the coupled inductor is used to control the di/dt.
In a practical design, the SiC schottky diodes suffer from significant current overshoots and voltage oscillations due to the resonance of RLC circuit formed by the diode parasitic resistance, stray inductance, and diode capacitance. Figure 6 shows the switching characteristic of the SiC schottky diode for one switching-leg. L stray is the parasitic stray inductance. Figure 6a ,b show the switching characteristic of the conventional inverter when the diode D 4 is turned on and turned off, respectively. Figure 6c ,d show the switching characteristic of the proposed inverter when the diode D a4 is turned on and turned off, respectively. The steady-state operation of the proposed inverter is changed from Stage III to Stage I. In the conventional inverter, when the switch has started operating again as shown Figure 6b , the parasitic capacitances of the switch and the parasitic RLC circuit of the diode D 4 including L stray resonate within the switching leg. Thus, the switch peak current and diode reverse-recovery peak current are quite high. These high currents cause switching-power losses, which reduce the power efficiency. On the other hand, in the proposed inverter, before the switch is turns on, the current through the original diode is already zero and the switch current flows through the magnetizing inductor. Thus, the reverse-recovery peak current and reverse-recovery time of the main diode are reduced. The current rising rate of the switch will be lowered, which can reduce the turn-on switching-power loss of the switch. Also, the current through the auxiliary diode at the end of Stage III can be limited by the leakage inductor of the auxiliary winding. Therefore, the reverse-recovery peak current and reverse-recovery time of the auxiliary diode are also reduced. Stage III can be limited by the leakage inductor of the auxiliary winding. Therefore, the reverserecovery peak current and reverse-recovery time of the auxiliary diode are also reduced. 
Contol and Modulation
The proposed inverter provides smooth powering and controls the phase currents ia, ib, and ic for the unity power factor. The phase voltages ea, eb, and ec are expressed as
, 3
where E is the maximum phase voltage and ω is angular frequency. The phase-leg voltages vao, vbo, and vco are expressed as 
The proposed inverter provides smooth powering and controls the phase currents i a , i b , and i c for the unity power factor. The phase voltages e a , e b , and e c are expressed as
where E is the maximum phase voltage and ω is angular frequency. The phase-leg voltages v ao , v bo , and v co are expressed as
where i = a, b, c. The voltage equations in the stationary a-b-c frame are
where coupled inductor L (=L 1~L6 ) has the same value. The voltage equations in the synchronous d-q frame are
The grid voltages of the synchronous d-q frame are e d = E and e q = 0. For the unity power factor, it is desirable that the i q be zero. Then i q is controlled with the zero reference current i q * = 0. The voltage equations from (5) to (7) are transformed from the stationary a-b-c frame to the synchronous d-q frame as follows
The proportional and integral-type controllers do not work well as rapid tracking controllers in (9) and (10) . To solve this problem, the following decoupling control is used as
with the addition of the current controller (11) and (12) to the inverter (9) and (10), respectively, the input-output relations of the inverter become first-order decoupled linear systems as
where the output signals ∆v d and ∆v q of the current controllers
where k pd and k pq are proportional control gains and k id and k iq are integral control gains, respectively. In terms of the conduction times T a , T b , and T c of switches S 1 , S 3 , and S 5 , the voltages v aN , v bN , and v cN are expressed as
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The neutral-point voltage v oN of the balanced three-phase system is obtained by the superposition theorem as
The relation of the stationary a-b-c voltage components and the conduction times of switches are derived as
In Region 1, substituting T c = 0 into equation (21) when using V 0 (0 0 0) as the zero vector, the conduction times of switches are obtained as
where the stationary a-b-c voltage components are given by
Applying a similar procedure to all regions, the conduction times of switches for modulating the required space vector are simplified as
where v min = min (v ao , v bo , v co ) and v max = max (v ao , v bo , v co ). Figure 7 shows the control block diagram of the proposed inverter. The conduction times T a , T b , and T c of switches S 1 , S 3 , and S 5 for three-phase PWM pulses are generated by the space-vector modulation technique without a computational burden such as square root and arctangent. 
Simulation and Experimental Results
Simulation Results
We executed a computer simulation for steady-state operation of the conventional inverter and the proposed inverter by using Physical Security Information Management (PSIM) software [21] . 
Simulation and Experimental Results
Simulation Results
We executed a computer simulation for steady-state operation of the conventional inverter and the proposed inverter by using Physical Security Information Management (PSIM) software [21] . Table 1 shows the electrical specifications of the inverters. The dc-link voltage V dc should be higher than the peak line-to-line voltage of the inverter. Then, the inverters will require minimum dc-link voltage of 311 V. In addition, the voltage margin, modulation index, and device voltage rating must be taken into account. Thus, we selected the dc-link voltage of 370 V. Figure 8 shows the simulation results of the conventional inverter in Figure 1 when V dc is 370 V, e a , e b , and e c are 127 V rms . Figure 8a shows V S1 and i S1 . Figure 8b shows V D4 and i D4 . As shown in Figure 8a ,b, V S1 and V D4 are clamped to V dc , and the slope of i S1 and i D4 is opposite. Figures 9 and 10 show the simulation results of the proposed inverter when V dc is 370 V, e a , e b , and e c are 127 V rms . Figure 9a shows V S1 and i S1 . Figure 9b shows V D4 , i D4 , and i Da4 . As shown in Figure 9a ,b, the V S1 and V D4 are clamped to V dc and the current through the original diode can be steered to an auxiliary diode and can be reduced to zero before the switch turns on. Figure 10 shows e ab , e bc , e ca , and V dc . Balanced line-to-line voltages are equal in magnitude and frequency and out of phase with each other by 120 • . (a) Figure 8 . Simulation results of the conventional inverter: (a) V S1 and i S1 ; (b) V D4 and i D4 . 
Experimental Results
To evaluate the performance of the proposed inverter, we built and tested a 1.0 kW prototype inverter. The conventional inverter was also designed for the performance comparison with the proposed inverter. The electrical specifications of the prototype inverter are shown in Table 1 . Table 2 shows the component parameters of the prototype inverter. The hardware prototype is divided into two parts: the microprocessor-based control circuit and the power circuit. We have implemented the control block diagram of the proposed inverter, as shown in Figure 7 , by using a dsPIC30F6015 (Microchip Technology, Chandler, AZ, USA) 16-bit fixed point digital signal controller. We have measured the signals using an analog to digital converter in the microprocessor. The controllers have been executed for every sample period of 100 μs. Figure 9 . Simulation results of the proposed inverter: (a) V S1 and i S1 ; (b) V D4 , i D4 , and i Da4 . 
To evaluate the performance of the proposed inverter, we built and tested a 1.0 kW prototype inverter. The conventional inverter was also designed for the performance comparison with the proposed inverter. The electrical specifications of the prototype inverter are shown in Table 1 . Table 2 shows the component parameters of the prototype inverter. The hardware prototype is divided into two parts: the microprocessor-based control circuit and the power circuit. We have implemented the control block diagram of the proposed inverter, as shown in Figure 7 , by using a dsPIC30F6015 (Microchip Technology, Chandler, AZ, USA) 16-bit fixed point digital signal controller. We have measured the signals using an analog to digital converter in the microprocessor. The controllers have been executed for every sample period of 100 μs. 
To evaluate the performance of the proposed inverter, we built and tested a 1.0 kW prototype inverter. The conventional inverter was also designed for the performance comparison with the proposed inverter. The electrical specifications of the prototype inverter are shown in Table 1 . Table 2 shows the component parameters of the prototype inverter. The hardware prototype is divided into two parts: the microprocessor-based control circuit and the power circuit. We have implemented the control block diagram of the proposed inverter, as shown in Figure 7 , by using a dsPIC30F6015 (Microchip Technology, Chandler, AZ, USA) 16-bit fixed point digital signal controller. We have measured the signals using an analog to digital converter in the microprocessor. The controllers have been executed for every sample period of 100 µs. auxiliary power diodes C3D20060D L 1~L6 (= L) coupled inductors CM508125 L m1~Lm6 (= L m ) magnetizing inductances 1.0 mH L a1~La6 (= L a ) auxiliary winding inductances 1.1 mH L k1~Lk6 (= L k ) leakage inductances 5~20 µH Figure 11 shows the experimental waveforms of the conventional inverter in Figure 1 when V dc is 370 V, and e a , e b , and e c are 127 V rms . Figure 11a shows V S1 and i S1 . Figure 11b shows V D4 and i D4 . The switch peak current and diode reverse-recovery peak current are quite high. As shown in Figure 11a ,b, switching-power losses related to switch current and diode reverse-recovery current are increased, reducing the power efficiency of the inverter.
magnetizing inductances 1.0 mH La1 ~ La6 (= La) auxiliary winding inductances 1.1 mH Lk1 ~ Lk6 (= Lk) leakage inductances 5 ~ 20 µH Figure 11 shows the experimental waveforms of the conventional inverter in Figure 1 when Vdc is 370 V, and ea, eb, and ec are 127 Vrms. Figure 11a shows VS1 and iS1. Figure 11b shows VD4 and iD4. The switch peak current and diode reverse-recovery peak current are quite high. As shown in Figure 11a ,b, switching-power losses related to switch current and diode reverse-recovery current are increased, reducing the power efficiency of the inverter. Figure 12 shows the experimental waveforms of the proposed inverter in Figure 2 when Vdc is 370 V, and ea, eb, and ec are 127 Vrms. Figure 12a shows VS1 and iS1. Figure 12b shows VD4 and iD4. As shown in Figure 12a ,b, the switch peak current and diode reverse-recovery peak current are reduced, as is the reverse-recovery time. Therefore, switching-power loss related to the switch current and diode reverse-recovery current are dramatically reduced. Figure 12c shows iD4 + iDa4, iD4 and iDa4 with Lk = 5 µH. Figure 12d shows iD4 + iDa4, iD4 and iDa4 with Lk = 15 µH. As shown in Figure 12c ,d, the experimental waveforms show the significant performance improvement attained by controlling the diode di/dt. Figure 11 . Experimental waveforms of the conventional inverter: (a) V S1 and i S1 ; (b) V D4 and i D4 . Figure 12 shows the experimental waveforms of the proposed inverter in Figure 2 when V dc is 370 V, and e a , e b , and e c are 127 V rms . Figure 12a shows V S1 and i S1 . Figure 12b shows V D4 and i D4 . As shown in Figure 12a ,b, the switch peak current and diode reverse-recovery peak current are reduced, as is the reverse-recovery time. Therefore, switching-power loss related to the switch current and diode reverse-recovery current are dramatically reduced. Figure 12c shows i D4 + i Da4 , i D4 and i Da4 with L k = 5 µH. Figure 12d shows i D4 + i Da4 , i D4 and i Da4 with L k = 15 µH. As shown in Figure 12c ,d, the experimental waveforms show the significant performance improvement attained by controlling the diode di/dt. Figure 13 shows the experimental waveforms of the conventional inverter in Figure 1 and the proposed inverter in Figure 2 when Vdc is 370 V, and ea, eb, and ec are 127 Vrms. Figure 13a shows VS1 and iS1 in the conventional inverter of the enlarged Figure 11a . Figuere 13b shows VD4 and iD4 in the conventional inverter of the enlarged Figure 11b . We observed in Figure 13a ,b that there is a high switch current spike and the diode reverse-recovery current is increased, as shown in Figure 11a ,b, which reduces the power efficiency of the inverter. Especially, Figure 13 (b) shows significant output Figure 13 shows the experimental waveforms of the conventional inverter in Figure 1 and the proposed inverter in Figure 2 when V dc is 370 V, and e a , e b , and e c are 127 V rms . Figure 13a shows V S1 and i S1 in the conventional inverter of the enlarged Figure 11a . Figuere 13b shows V D4 and i D4 in the conventional inverter of the enlarged Figure 11b . We observed in Figure 13a ,b that there is a high switch current spike and the diode reverse-recovery current is increased, as shown in Figure 11a ,b, which reduces the power efficiency of the inverter. Especially, Figure 13b shows significant output oscillations of the SiC schottky diode, which result from the ringing formed between the diode parasitic capacitance, parasitic stray inductance, and diode resistance. Figure 13c shows V S1 and i S1 with L k = 5 µH in the proposed inverter of the enlarged Figure 12a . Figure 13d shows i D4 + i Da4 , i D4 and i Da4 with L k = 5 µH in the proposed inverter of the enlarged Figure 12c . Figure 13e shows V S1 and i S1 with L k = 15 µH in the proposed inverter. Figure 13f shows i D4 + i Da4 , i D4 and i Da4 with L k = 15 µH in the proposed inverter of the enlarged Figure 12d . We observed from Figure 13c to 13f that the switch peak current and diode reverse-recovery peak current are reduced, as is the reverse-recovery time, as shown in Figure 12a,b . Also, the current oscillation has been much alleviated because the current through the original diode can be steered to an auxiliary diode by using magnetically coupled inductors. Figure 14 shows the experimental waveforms of the proposed inverter when Vdc is 370 V, ea, eb, and ec are 127 Vrms. Figure 14a shows eab, ebc, eca, and Vdc. Balanced line-to-line voltages are equal in magnitude and frequency and out of phase with each other by 120°. Figure 14b shows ia, ebc, and Vdc for a 1.0 kW output power. Figure 13 . Experimental waveforms of the conventional inverter and the proposed inverter: (a) V S1 and i S1 in the conventional inverter; (b) V D4 and i D4 in the conventional inverter; (c) V S1 and i S1 with L k = 5 µH in the proposed inverter; (d) i D4 + i Da4 , i Da4 and i D4 with L k = 5 µH in the proposed inverter; (e) V S1 and i S1 with L k = 15 µH in the proposed inverter; (f) i D4 + i Da4 , i Da4 and i D4 with L k = 15 µH in the proposed inverter. Figure 14 shows the experimental waveforms of the proposed inverter when V dc is 370 V, e a , e b , and e c are 127 V rms . Figure 14a shows e ab , e bc , e ca , and V dc . Balanced line-to-line voltages are equal in magnitude and frequency and out of phase with each other by 120 • . Figure 14b shows i a , e bc , and V dc for a 1.0 kW output power. Figure 15 shows the measured power efficiencies for the conventional inverter in Figure 1 , the proposed inverter with Lk = 5 µH, and the proposed inverter with Lk = 15 µH, respectively. Figure 15a shows the power efficiencies of the inverters for different output power levels when Vdc is 370 V, and ea, eb, and ec are 127 Vrms. The conventional inverter has the power efficiency of 97.6% at the rated power. On the other hand, the proposed inverter with Lk = 5 µH has improved power efficiency, achieving a power efficiency of 98.0% at the rated power. The proposed inverter improves the power efficiency by 0.4% compared to the conventional inverter by using magnetically coupled inductor switching technique. The proposed inverter with Lk = 15 µH has achieved a power efficiency of 98.2% for a 1.0 kW output power. Figure 15b shows the power efficiencies of the proposed inverter for different leakage inductances when Vdc is 370 V, and ea, eb, and ec are 127 Vrms. The leakage inductances of the proposed inverter have major impact on the results. As shown in Figure 15b , the proposed inverter with Lk = 15 µH has achieved the highest efficiency compared to the extra leakage inductance. Both the proposed inverter with Lk = 10 µH and Lk = 20 µH have achieved a power efficiency of 98.1% at the rated power. If the leakage inductance is lower than 5 µH, the proposed inverter does not operate normally. On the other hand, if the leakage inductance is higher than 15 µH, the conduction loss of the coupled inductor increases, decreasing the power efficiency. The minimum value of the leakage inductance that the proposed inverter can operate normally is 5 µH, and the maximum value of the leakage inductance that the proposed inverter can achieve high efficiency is 15 µH. Figure 15c shows the power efficiencies of the inverters for different dc-link voltage levels at the rated power. As shown in Figure 15c , the maximum power efficiency of the inverters is dc-link voltage of 370 V at the rated power. If the dc-link voltage is lower than 370 V, the modulation index is very high. High modulation index causes switching-power loss, decreasing the power efficiency. On the other hand, if the dc-link voltage is higher than 370 V, the voltage stress of switching devices is very high. The use of highrating switching devices causes the high cost as well as low efficiency. Figure 15 shows the measured power efficiencies for the conventional inverter in Figure 1 , the proposed inverter with L k = 5 µH, and the proposed inverter with L k = 15 µH, respectively. Figure 15a shows the power efficiencies of the inverters for different output power levels when V dc is 370 V, and e a , e b , and e c are 127 V rms . The conventional inverter has the power efficiency of 97.6% at the rated power. On the other hand, the proposed inverter with L k = 5 µH has improved power efficiency, achieving a power efficiency of 98.0% at the rated power. The proposed inverter improves the power efficiency by 0.4% compared to the conventional inverter by using magnetically coupled inductor switching technique. The proposed inverter with L k = 15 µH has achieved a power efficiency of 98.2% for a 1.0 kW output power. Figure 15b shows the power efficiencies of the proposed inverter for different leakage inductances when V dc is 370 V, and e a , e b , and e c are 127 V rms . The leakage inductances of the proposed inverter have major impact on the results. As shown in Figure 15b , the proposed inverter with L k = 15 µH has achieved the highest efficiency compared to the extra leakage inductance. Both the proposed inverter with L k = 10 µH and L k = 20 µH have achieved a power efficiency of 98.1% at the rated power. If the leakage inductance is lower than 5 µH, the proposed inverter does not operate normally. On the other hand, if the leakage inductance is higher than 15 µH, the conduction loss of the coupled inductor increases, decreasing the power efficiency. The minimum value of the leakage inductance that the proposed inverter can operate normally is 5 µH, and the maximum value of the leakage inductance that the proposed inverter can achieve high efficiency is 15 µH. Figure 15c shows the power efficiencies of the inverters for different dc-link voltage levels at the rated power. As shown in Figure 15c , the maximum power efficiency of the inverters is dc-link voltage of 370 V at the rated power. If the dc-link voltage is lower than 370 V, the modulation index is very high. High modulation index causes switching-power loss, decreasing the power efficiency. On the other hand, if the dc-link voltage is higher than 370 V, the voltage stress of switching devices is very high. The use of high-rating switching devices causes the high cost as well as low efficiency. 
Power Loss Analysis
In order to analysis the power loss for a switching device, switching characteristics are presented, as shown in Figure 16 . Figure 16a shows the switching waveforms and instantaneous switchingpower loss. During the turn-on transition of the switching device, the current build-up consists of a short delay time td(on) followed by the current rise time tri. The voltage falls to a small on-state value of Von with a voltage fall time of tfv. Then, the energy dissipated in the device during this turn-on transition can be approximated as
where it is recognized that no energy dissipation occurs during the turn-on delay interval td(on). During the turn-off transition period of the switching device, the voltage build-up consists of a turnoff delay time td(off) and a voltage rise time trv. The current falls to zero with a current fall time tfi. Then, the energy dissipated in the device during this turn-off transition can be written as 
In order to analysis the power loss for a switching device, switching characteristics are presented, as shown in Figure 16 . Figure 16a shows the switching waveforms and instantaneous switching-power loss. During the turn-on transition of the switching device, the current build-up consists of a short delay time t d(on) followed by the current rise time t ri . The voltage falls to a small on-state value of V on with a voltage fall time of t fv . Then, the energy dissipated in the device during this turn-on transition can be approximated as
where it is recognized that no energy dissipation occurs during the turn-on delay interval t d(on) . During the turn-off transition period of the switching device, the voltage build-up consists of a turn-off delay time t d(off) and a voltage rise time t rv . The current falls to zero with a current fall time t fi . Then, the energy dissipated in the device during this turn-off transition can be written as
where any energy dissipation during the turn-off delay interval t d(off) is ignored since it is small compared to W c(off) . Therefore, the average switching-power loss P s because of these transitions can be approximated from (25) where any energy dissipation during the turn-off delay interval td(off) is ignored since it is small compared to Wc(off). Therefore, the average switching-power loss Ps because of these transitions can be approximated from (25) Figure 16b shows the current waveform for a power diode. The time interval trr is the reverserecovery time, the current Irr is the reverse-recovery current, iF is forward current, and iR is the reverse current. Therefore, reverse-recovery charge Qr can be approximated as Figure 16b shows the current waveform for a power diode. The time interval t rr is the reverse-recovery time, the current I rr is the reverse-recovery current, i F is forward current, and i R is the reverse current. Therefore, reverse-recovery charge Q r can be approximated as Figure 17 compares the loss breakdown plots of the inverters for a 1.0 kW output power. The proposed inverter with L k = 15 µH achieves the power efficiency of 98.2% at 1.0 kW, resulting in power losses of 18 W. The proposed inverter with L k = 5 µH achieves the power efficiency of 98.0%, resulting in power losses of 20 W. On the other hand, the conventional inverter achieves the power efficiency of 97.6%, resulting in power losses of 24 W. P Loss_Cond is the conduction losses of switching devices including SiC MOSFETs and SiC schottky diodes. P Loss_Switch is the switching losses of the SiC MOSFETs. P Loss_Diode is the reverse-recovery loss of the SiC schottky diodes. P Loss_Ind is the core losses of the coupled inductors. P Loss_Total is the total power losses. The core losses of the proposed inverter because of the coupled inductors are high compared with those of the conventional inverter. However, the switching losses and the reverse-recovery losses of the proposed inverter are reduced remarkably. Figure 17 compares the loss breakdown plots of the inverters for a 1.0 kW output power. The proposed inverter with Lk = 15 µH achieves the power efficiency of 98.2% at 1.0 kW, resulting in power losses of 18 W. The proposed inverter with Lk = 5 µH achieves the power efficiency of 98.0%, resulting in power losses of 20 W. On the other hand, the conventional inverter achieves the power efficiency of 97.6%, resulting in power losses of 24 W. PLoss_Cond is the conduction losses of switching devices including SiC MOSFETs and SiC schottky diodes. PLoss_Switch is the switching losses of the SiC MOSFETs. PLoss_Diode is the reverse-recovery loss of the SiC schottky diodes. PLoss_Ind is the core losses of the coupled inductors. PLoss_Total is the total power losses. The core losses of the proposed inverter because of the coupled inductors are high compared with those of the conventional inverter. However, the switching losses and the reverse-recovery losses of the proposed inverter are reduced remarkably. Table 3 shows the comparison results of different approaches for reducing switching-power losses. It shows that the required components in each switching leg, advantages, and drawbacks. Compared with the proposed inverter, the RC snubber in [13] has a simple structure and low cost, but its efficiency very low because it dissipates the switching-power loss in the resistor. Passive lossless snubber in [14] can achieve zero-current turn on and zero-voltage turn off, but it requires many components and increases system complexity. Moreover, additional feedback circuit is required. Undeland snubber in [15] has a relatively simple structure, but it requires additional circuits of regenerative and dissipative. Active-clamping circuit in [16] provides zero-voltage switching conditions for all switches, but voltage stress of power devices is increased higher than the dc-link voltage. The use of high-rating switching devices causes the high cost as well as low efficiency. The proposed inverter is compared with the recently presented approaches as well as the conventional approaches. Compared with the proposed inverter, the bus-side RCD snubber presented in [17] has the advantages of simple topology, high reliability, and low cost. However, the series resistor in the snubber circuit makes contributes to energy loss, similar to the reference [13] . The qZSI presented in [18] effectively reduced number of switch commutations, resulting in reduced switching-power losses. However, modulation methods of the qZSI are more complicated than the proposed inverter. The ZVS three-phase four-wire inverter presented in [19, 20] can achieve the zero-voltage switching operation of all switches, including the main switches and the auxiliary switch. However, the voltage stress of power devices is higher than the input dc voltage, similar to the reference [16] . For such a reason, the proposed inverter is superior to other different approaches in the state of art. Table 3 shows the comparison results of different approaches for reducing switching-power losses. It shows that the required components in each switching leg, advantages, and drawbacks. Compared with the proposed inverter, the RC snubber in [13] has a simple structure and low cost, but its efficiency very low because it dissipates the switching-power loss in the resistor. Passive lossless snubber in [14] can achieve zero-current turn on and zero-voltage turn off, but it requires many components and increases system complexity. Moreover, additional feedback circuit is required. Undeland snubber in [15] has a relatively simple structure, but it requires additional circuits of regenerative and dissipative. Active-clamping circuit in [16] provides zero-voltage switching conditions for all switches, but voltage stress of power devices is increased higher than the dc-link voltage. The use of high-rating switching devices causes the high cost as well as low efficiency. The proposed inverter is compared with the recently presented approaches as well as the conventional approaches. Compared with the proposed inverter, the bus-side RCD snubber presented in [17] has the advantages of simple topology, high reliability, and low cost. However, the series resistor in the snubber circuit makes contributes to energy loss, similar to the reference [13] . The qZSI presented in [18] effectively reduced number of switch commutations, resulting in reduced switching-power losses. However, modulation methods of the qZSI are more complicated than the proposed inverter. The ZVS three-phase four-wire inverter presented in [19, 20] can achieve the zero-voltage switching operation of all switches, including the main switches and the auxiliary switch. However, the voltage stress of power devices is higher than the input dc voltage, similar to the reference [16] . For such a reason, the proposed inverter is superior to other different approaches in the state of art. Table 3 . Comparison results of different approaches for reducing switching-power losses.
Components
Advantages Drawbacks RC snubber in [13] resistor × 1 capacitor × 1 simple structure, high reliability, and low cost low efficiency
Passive lossless snubber in [14] diode × 4 inductor × 2 capacitor × 2 coupled inductor × 2 zero-current turn on and zero-voltage turn off additional circuit, complex structure, and high cost Undeland snubber in [15] diode × 2 inductor × 1 capacitor × 1 simple structure of snubber additional circuit, voltage and current oscillations Active-clamping circuit in [16] switch × 1 inductor × 
Conclusions
We have proposed a three-phase SOI with SiC devices using magnetically coupled inductor switching. The proposed inverter improves the power efficiency by using a magnetically coupled inductor switching technique. The current through the original diode can be steered to a new branch to reduce the significant output oscillations of the conventional inverter. We have discussed the configuration, steady-state operation, control, and modeling of the proposed inverter. In addition, the proposed solution is compared not only with conventional solutions [13] [14] [15] [16] but also with recent solutions [17] [18] [19] [20] . The proposed solution reduces switching-power losses simply and effectively, compared to the previous solutions, which require additional circuits, complex modulation methods, and high voltage stresses of power device. We have designed and tested a 1.0 kW prototype inverter to verify the performance of the proposed inverter. The proposed inverter improves the power efficiency more than does the conventional inverter by alleviating the voltage oscillations of SiC schottky diodes.
